Abstract-To interface generation sources and loads to fourwire distribution networks it is important to use power converters and modulation methods, which provide high performance, flexibility, and reliability. To achieve these goals, this paper proposes a simple and efficient space vector modulation (SVM) algorithm in αβγ coordinates for neutral point clamped (NPC) converters. The proposed SVM method reduces a 3-D (αβγ) search amongst modulating vectors into a simple 2-D (αβ) problem. Moreover, the algorithm provides full utilization of the dc-link voltage and full utilization of the redundant vectors, and it can be applied to any other four-leg converter topology. The proposed SVM has been successfully validated using a 6-kW three-level four-leg NPC converter, achieving control over the voltages of the dc-link capacitors and a simple definition of the switching patterns for shaping the frequency spectrum.
I. INTRODUCTION

D
URING the recent decades, the neutral-point-clamped (NPC) converter has played an important role in the integration of renewable energy sources into electricity networks [1] . NPC-based commercial solutions to interface relatively large wind energy conversion systems to medium-voltage networks are already available in the market [2] - [4] . The utilization of NPC converters in microgrids and low-voltage distribution systems has also been reported [5] . In these sorts of applications, the advantages of the NPC converters are mainly the high effective switching frequency, allowing a noticeable reduction in the filter size, and the high overall efficiency, which is impor-tant in some applications, e.g., to interface photovoltaic energy to domiciliary and power plant applications [4] , [6] .
In four-leg low-voltage distribution networks, a path for the circulation of zero-sequence current is mandatory for the connection of linear and nonlinear single-phase loads [7] , [8] . There are several well-established methods reported in the literature to provide a fourth wire for the circulation of zero-sequence current, for instance, a (bulky) delta-wye transformer for providing a neutral wire from the neutral point of the secondary side of the transformer may be used. Another solution is to provide a fourth wire connection using the mid-point of a split dc-link capacitor. However, as reported in [8] , this method usually produces a less efficient utilization of the dc-link voltage and higher ripple in the dc-link capacitors. Probably, the best arrangement to provide a path for the circulation of zero-sequence currents is to add an extra leg in the power converter [7] . This solution provides control over the zero-sequence components and provides full utilization of the dc-link voltage.
The applications of two-level four-leg converters [9] , [10] and four-leg matrix converters [11] - [13] to four-wire distribution networks have been extensively reported and are considered good alternatives for connecting distributed power generation systems to low-voltage grids. However, when higher efficiency is desired, combined with high effective switching frequency (for a small-size power filter), four-leg NPC converters are better alternatives [14] . Moreover, the capability to synthesize high fundamental frequencies with low distortion is also desirable in some four-wire applications, such as, for instance, in the aerospace industry, where fundamental signals above 400Hz are required [12] , [15] . Considering all the aforementioned issues, four-leg multilevel converters, such as the four-leg NPC converter shown in Fig. 1 , are attractive solutions [14] , [16] , [17] .
To control four-leg NPC converters, different modulation approaches have been proposed in the literature. For instance, in [14] , nonlinear controllers, such as finite-set model-predictive control, are proposed. Unfortunately, the variability of the switching frequency is an important drawback of this approach. The use of carrier-based pulse width modulation (PWM) applied independently to each leg of the converter has been addressed in [18] . These methods are easy to implement. However, they do not allow selection and building of vector switching patterns, which are usually required to modify the shape of the harmonic spectrum or to reduce the switching power losses. Furthermore, carrier-based PWM methods do not allow the use of vector redundancies to control the voltage imbalance in the NPC dc-link capacitors, which is an important issue when operation with a low switching frequency is required [19] , [20] .
A 3-D algorithm in abc coordinates has been proposed in [21] . This algorithm makes full utilization of the dc-link voltage and can modulate a reference vector with a simple and fast algorithm. However, the representation in abc coordinates inherently limits the potential of this space vector modulation (SVM) method, as the zero sequence cannot be directly controlled. For instance, overmodulation algorithms, such as that proposed in [22] and [23] , balancing of the capacitor voltages, and even harmonic elimination [24] , [25] are complex to implement when SVMs based on abc coordinates are applied to NPC converters. On the other hand, all these features are simple to implement with the SVM proposed in this work.
In this paper, a simplified and low-computational-burden SVM algorithm for three-level four-leg NPC converters is presented. The simplicity of the method is based on transforming a 3-D search of the modulating vectors into a much simpler 2-D (αβ) problem. Moreover, the proposed SVM can be extended to any number of levels for any four-leg power converter topology.
The rest of this paper is organized as follows. In Section II, the proposed modulation algorithm is discussed. In Section III, experimental results, obtained with a 6-kW lab prototype, are discussed and fully analyzed. In Section IV, an appraisal of the proposed method is introduced. Finally, in the Appendix, the lookup tables summarizing the switching states of the converter are presented.
II. THREE-DIMENSIONAL SVM FOR A FOUR-LEG NPC INVERTER
Any SVM strategy is based on the voltage-second average, where a set of voltage vectors, which represent the switching states of the converter, are used to average a reference value over one sampling time [23] . The Clarke transformation presented in (1) is used to obtain the vectorial representation of the switching combinations of the converter in an αβγ space After the vector representation of the switching combinations is obtained, there are mainly three steps required to fulfill the modulation, these are described as follows:
1) select the four-vector (tetrahedron) required to synthesise the reference vector; 2) calculate the dwell time of each vector; 3) arrange the vectors in a suitable pattern. In the rest of this section, these steps, applied to a four-leg NPC converter, are further discussed. To implement a SVM algorithm in αβγ coordinates, the space generated by the 81 switching combinations must be analyzed. In (2), the ith switching combination of the converter, represented as v i abc and defined in (3) , is transformed to its αβγ representation, i.e., v i αβ γ with i ∈ N : [1, 81] . In (4), the instantaneous reference vector in abc coordinates, i.e., v * abc , is transformed to its αβγ representation, i.e., v * αβ γ
A. Definition of the 3-D Space of Vectors
After applying (2) to the 81 different switching combinations, 65 different vectors in the αβγ space are generated, as depicted in Fig. 2 convenience, Table IV 
B. Tetrahedron Identification
The algorithm proposed in this work is able to identify the correct tetrahedron directly from the αβ plane (e.g., similar to SVM algorithms for three-leg converters), avoiding the search in the 3-D space. A reference vector in abc coordinates is de- Table I . The complete cube in the abc space is shown in Fig. 3 (a) with a displaced center, positioned at v 0 a b c . Applying (2) to the first column of Table I , the representation in αβγ coordinates is obtained (see the second column of Table I ). The vectors in αβγ coordinates are depicted in Fig. 3(b) , where the same cube presented in Fig. 3(a) has been rotated. By inspecting the vectors of Fig. 3(b) , it is concluded that only v 0 α β γ and v 0 α β γ have identical αβ components. Any other vector is completely identified using only their αβ coordinates. This is further discussed using Fig. 4 . Fig. 4 represents the cubes of Fig. 3 shown in a nondisplaced origin (abc or αβγ) reference frame. Unlike the representation in the abc space shown in Fig. 4(a) , in the αβγ space [see Fig. 4(b) ], only two coordinates are required to unequivocally identify the six vectors, i.e., v 1 α β γ to v 6 α β γ , which are with certainty not overlapped in the αβ plane. Therefore, as shown in Fig. 4(b) , these six vectors can be used to create the typical hexagon generated by the vectors of a two-level three-phase voltage-source inverter (VSI) in the αβ plane.
In this case, the simple calculation of φ, shown in Fig. 4(b) , provides straightforward identification of the vectors required to synthesize the reference v * αβ γ . This effectively transforms a tetrahedron search, realized in a 3-D space, into a much simpler 2-D sector identification, avoiding 3-D computations. The following equations summarize the three steps required for selection of the tetrahedron when the reference vector is given in abc coordinates:
Finally, based on the angle φ, the selection of the vectors required for the modulation of the reference signal is simple to achieve by identifying the sector, where the αβ projection of the reference vectorv * αβ γ lies. 
αβ γ ) as the selected stationary vectors that form the tetrahedron, Table II summarizes their selection for each of the sectors shown in Fig. 3(b) (notice that these sectors are similar to those used in the conventional SVM for two-level inverters).
Using the proposed algorithm, only the calculation of v 0 α β γ is required for the identification of the four vectors used to synthesize the reference. As shown in Table I Table I ).
C. Switching Sequence
In order to minimize the number of devices switching in each modulation period (minimum switching transition principle [7] ), the vectors have to be applied in a predefined sequence. In this work, the four selected vectors are always arranged using v 0 α β γ and v 0 α β γ as the first and last vectors of the sequence, respectively (or vice-versa). For the proposed SVM algorithm, the modulation sequence is similar to that used in a three-leg converter, and this is shown in the second column of Table II .
In order to reduce the total harmonic distortion of the generated waveform, a mirror pattern can be implemented. Thereby, the sequence is symmetrically repeated during half of the total sampling time T s . For instance, for sector 1, the proposed sequence is
(10) Notice that other switching sequences can be implemented using the proposed methodology, e.g., discontinuous modulation for minimizing the switching frequency of the devices, or other modulation patterns to reduce the output distortion [7] , etc.
D. Dwell Time Calculation
Once the four stationary vectors, i.e., v
αβ γ , are obtained using (9) and Table II 
where, from (8), the vectorv * αβ γ is equivalent to referring the vector v * αβ γ to a new αβγ plane, where the origin is located at v 0αβ γ [i.e., α β γ from Fig. 4(b) ]. Using this displaced origin, the vectors v 1αβ γ to v 6αβ γ will always be placed in the same position, forming the typical hexagon in the αβ plane of a twolevel VSI (see the second column of Table II) . Consequently, six different 3 × 3 matrices D n can be defined to calculate the dwell times in all the space. These matrices take six different values depending on the sector defined by the angle φ [see Fig. 4(b) ]. Thereby, based on the second column of Table I , D n can be expressed for each interval as φ ∈
The diagram shown in Fig. 5 summarizes the proposed methodology to implement a SVM algorithm in the αβγ coordinate frame for a four-leg NPC converter. As depicted in this figure, after only two steps, the required vectors v [see (11)- (13)]. For a real-time implementation of the proposed SVM algorithm, Table IV is not strictly required. However, this table is useful for other tasks, for instance, to detect overmodulation (see Fig. 2 ). Moreover, to add lookup tables with the information presented in Table IV represents a negligible use of memory space in any of the digital signal processors currently used for power electronics applications.
Although in this work the proposed methodology is presented and analyzed for a four-leg NPC converter, the flexibility of this algorithm allows a straightforward implementation in any fourwire topology.
E. Capacitor Voltage Balance
Once the four stationary vectors that enclose the reference have been selected and their dwell times have been calculated, the redundant vector with the largest dwell time can be used to 
actively balance the voltages on the dc-link capacitors v C 1 (t) and v C 2 (t) of Fig. 1 . For this, one dwell time has to be subdivided into two subdwell times, one for each redundancy of the redundant vector. Assuming that v s 4 αβ γ is the redundant vector, the average current through the neutral point generated by the converter in one sampling time can be calculated as [14] αβ γ ; i * z is the required reference current, given by an external PI controller, to balance the voltages v C 1 and v c 2 ; and λ is the variable to be calculated, which provides the portion of the positive and negative redundancy used in the redundant vector. Thereby, knowing λ, the subdwell times are simply obtained from (14) as
III. EXPERIMENTAL RESULTS
The experimental rig used to validate the proposed SVM algorithm is depicted in Fig. 6 . The control platform is based on a Pentium-System board (2-GB RAM host PC with a 3.2-GHz Pentium processor running the RTAI Arch-Linux operating system) and a field-programmable gate array (FPGA) board. The FPGA board handles the signals measured by the A/D converters, implements overvoltage and overcurrent protection, implements the commutation dead time, and handles the control signals for the insulated-gate bipolar transistor (IGBT) switches, which are transmitted to the power converter using optical fibers. Notice that the execution time for the proposed simplified SVM algorithm is less than 20 μs.
A. Modulation of Balanced and Unbalanced Voltages
In order to validate the performance of the proposed SVM algorithm, two criteria are considered. First, the converter must be able to modulate each of the harmonic components present in the reference waveform. Second, the modulated waveforms must fulfill the minimum switching transition principle, generating a pulse pattern that reduces the harmonic distortion and switching losses. The results discussed in this section have been obtained by applying switching patterns similar to that of (10) . Additionally, the parameters of Table III have been used. First, the SVM algorithm is tested with a set of sinusoidal, balanced, and symmetric references. These references have an 
Using the algorithm described in Fig. 5 , the modulation of the required voltages is achieved and depicted in Fig. 7 . It can be observed that because of the fourth leg of the converter, five levels are generated at the output phase-to-neutral voltages. This increases the effective switching frequency allowing a reduction of the size of the power filters and full utilization of the dclink voltage. The harmonic spectrum of v af is shown in Fig. 8 (for v bf and v cf , the spectrum is equivalent). Clearly, the first group of predominant harmonics is around 6 kHz. Additionally, the fundamental component is exactly modulated with a peak magnitude of
0.95 ≈ 153.5 V. In Fig. 7(d) , the modulated voltage of the fourth leg of the converter v fz is presented. As depicted in this figure, the fourth leg has to modulate a third-harmonic signal in order to boost the phase-to-neutral output voltages achieving full utilization of Fig. 1 can be obtained. Thereby, for each leg of the converter, the switching transitions performed during the positive semicycle of the modulated waveform define the switching frequency of S 1i (and its complementary switchS 1i ), while the switching transitions performed during the negative semicycle define the switching frequency of S 2i (and its complementary switchS 2i ) for i ∈ {a, b, c, f }. Consequently, using the data provided by Fig. 7 , and considering the implemented switching pattern, the switching frequency for each device of the converter is given by
f S 2 f = 3000 + 150 = 3150 Hz.
As the transition between tetrahedrons generates an extra switching commutation during the negative semicycle, the switching frequency of each device is not exactly 3 kHz. This is noticed as an increment of 50Hz in the switches S 2a , S 2b , and S 2c and 150 Hz in S 2f . The increment is always a multiple of the fundamental frequency f 1 and, since it is usually small compared to the average switching frequency, it can normally be ignored. Nevertheless, when the modulation is implemented with very low switching frequencies, this factor must be considered.
In order to evaluate the modulation algorithm under a general case. The following unbalanced and nonsinusoidal set of references are used for modulation: . Fig. 9 shows the phase-to-neutral output voltages v af , v bf , and v cf with their respective references. The same sampling frequency (f s = 6 kHz) and dc-link voltage (270V) of the previous example have been implemented. As depicted in Fig. 9 , each modulated waveform follows its reference very closely. Fig. 10 shows the fast Fourier transform (FFT) analysis for each of the modulated waveforms. It can be seen that the frequency components in the modulated waveforms correspond very closely with the harmonic structure of the references (23)- (25) . Additionally, Fig. 9(d) shows the voltage v fz , which represents the modulated voltage of the fourth leg of the converter. Unlike Fig. 7(d) , the voltage v fz of Fig. 9(d) does not represent an ideal third harmonic, but it has been modified to track each of the different harmonics in each leg of the converter. In a similar way to the previous example, the switching frequency of each device of the converter can be obtained as follows:
f S 2 f = 3000 + 150 = 3250. Notice that the incorporation of additional harmonics slightly modifies the switching frequency compared to the previous case shown in (20) - (22) . The deviation of the switching frequency is caused by the modification of the path described by the reference vector inside the modulation region of Fig. 2 . Thereby, additional commutations are incorporated when the reference vector changes from one tetrahedron to another. However, the deviation is still negligible compared to the average switching frequency defined by the switching pattern, i.e., 3 kHz.
B. Even Harmonic Elimination
To eliminate the even harmonic of the modulated waveform, quarter-wave and half-wave symmetry have been applied in this work [26] , and this is simple to implement with the proposed SVM algorithm. As mentioned before, one of the advantages of the proposed SVM method is to transform a 3-D αβγ modulation problem into a much simple αβ algorithm.
To implement even harmonic elimination in the waveforms synthetized by the four-leg NPC converter, the reference waveforms must be symmetrically sampled and the switching frequency must be an integer multiple of the modulating frequency. Additionally, alternation of the switching pattern must be implemented every 60
• in the αβ plane, using alternatively the positive and negative redundancies of the redundant vectors [26] . Fig. 11 shows the phase-to-neutral output voltage v af for modulation of the sinusoidal balanced references of (17)- (19), without and with the even harmonic elimination, respectively. The differences in the symmetry can be cleared observed. In addition, Fig. 12 shows the corresponding FFT analysis for each waveform. Although even harmonics are eliminated, odd harmonics such as the 19th, 29th, 31th, 39th, and 41th are increased. Nevertheless, the algorithm with even harmonic elimination is preferable when grid connection is required [26] .
C. Balancing the Capacitor Voltages
To proof the feasibility of the proposed simplified SVM algorithm to balance the voltages on the dc-link capacitors, by selecting the redundant vectors of the converter, as explained in Section II-E, a three-phase RL load and a three-phase rectifier have been connected to the converter. The converter is modulating the voltage references depicted by (23)- (25) . Fig. 13 shows the convergence of the voltages v C 1 and v C 2 after implementing closed-loop control over the dc-link voltages. From Fig. 13 , it can be noticed that even for a complex trajectory of the reference vector, or for different unbalanced loads, the balance of the voltages on the dc-link capacitors is relatively simple to achieve. Fig. 14 shows the neutral currents for the corresponding cases presented in Fig. 13 . As expected, the converter is capable of handling the zero-sequence current components through the fourth leg.
IV. CONCLUSION
This paper has presented a simplified SVM algorithm for a four-leg NPC converter. The proposed algorithm reduces the problem of implementing a 3-D modulation method into a much simpler 2-D SVM algorithm in the αβ plane. The modulation method discussed in this paper was experimentally validated in a 6-kW prototype considering several experimental tests, for instance, the modulation of different voltage references and elimination of even-order harmonics from the output voltage. For all the experimental tests realized in this work, excellent results were achieved. In addition, the proposed SVM could be applied to other four-leg topologies.
The computational burden of the algorithm is also low. The execution time of the proposed SVM algorithm is less than 20 μs when implemented in a control platform based on a Pentium processor.
The development of this algorithm also allows implementation of overmodulation strategies for four-leg converters, this will be explored in future publications.
APPENDIX A 
